coherence miss
A cache miss that happens because another core wrote the line and so invalidated this core's copy; the fourth kind of miss.
A coherence (communication) miss is a miss on a line that was present but invalidated by another core's write; unlike compulsory, capacity and conflict misses it occurs only with multiple cores and no change of cache size or associativity removes it.
See also