control hazard
A hazard caused by a branch: the processor must fetch the next instruction before it knows whether the branch is taken or where it goes.
A control hazard arises because a branch's outcome and target are resolved several stages after fetch, while fetch must choose the next address every cycle.
See also