L3 cache

The biggest and slowest cache, shared by all the cores on a chip; the last stop before main memory.

The level-3 (last-level) cache is a large cache shared by several or all cores (tens of MB on desktop and server parts), with a latency of roughly 40-70 cycles; a miss here goes to DRAM. Apple designs use a system-level cache in a similar role.