issue width
How many instructions a processor can start per cycle at most; it is the ceiling on how many it can finish per cycle.
Issue (or dispatch) width is the maximum number of instructions (micro-ops) a core can send to execution per cycle; the narrowest of fetch, decode, rename, issue and retire widths bounds sustained IPC.
See also