Skip to content
Free public beta until December 4, 2026: every course is open, no card needed. After that, the first chapter of each course stays free and full access is a one-time $39 ($19 for up to 100 founding members chosen for helpful feedback). Your progress is kept. How the beta works

SIMD lane

One of the equal-sized slots a SIMD register is split into; each lane holds one value and is worked on separately from the others.

A SIMD lane is one element position of a SIMD register for a given element type; a lane-wise instruction applies its operation to lane i of each source and writes lane i of the result, with no carry or other effect between lanes.

Examples

  • A 128-bit register holds four 32-bit lanes, and addps adds lane 0 to lane 0, lane 1 to lane 1, and so on.

See also

SIMD register carry
Read the full section →