TLB miss
When the translation for an address isn't in the TLB, so the processor has to walk the page table first.
A TLB miss triggers a page walk (hardware on x86-64, ARM64 and RISC-V application processors); its cost depends on whether the page-table entries themselves hit in the data caches.